

This research project has been supported by a Marie Curie Early European Industrial Doctorates Fellowship of he European Community's Seventh Framework Programme Under contract number (PITN-GA-2012-316596-ICE-DIP)"

0

CERN openiab o

0



ICE-DIP overview Experiments at CERN LHCb Trigger system Computing at CERN Many-core research

0

0

CERNopenlab

#### CERN openlab

0)

0

0

#### **ICE-DIP Overview**

	Theme	WP	ESR	Challenge	Research
× /	Silicon Photonics	WP1	ESR1 (Santa-clara, US)	Need affordable, high throughput, radiation tolerant links	Design, manufacture, test under stress a Si- photonics link
	Reconfi- gurable Logic	WP2	ESR2 (Munich, Germany)	Reconfigurable logic is used where potentially more programmable CPUs could be proposed	A hybrid CPU/FPGA data pre- processing system
	DAQ networks	WP3	ESR3 (Gdańsk, Poland	Bursts in traffic are not handled well by off-the-shelf networking equipment	Loss-less throughput up to multiple Tbit/s with new protocols
	High performance data filtering	WP4	ESR4 (Munich, Germany)	Accelerators need network data, but have very limited networking capabilities	Direct data access for accelerators (network- bus-devices-memory)
8			ESR5 (Paris, France)	Benefits of new computing architectures are rarely fully exploited by software	Find and exploit parallelization opportunities and ensure forward scaling in DAQ networks

#### CERNopenlab

0

0

# **Technical work**

2	Activity	Status	M	easurables
	VCL library port for KNC	Completed?	-	Good cooperation with VCL author Agner Fog (TUD, Copenhagen) Code published in public domain (GPL) Measurements gathered, Article pending for acceptance.
Q	LLVM as large code optimization platform	Hardware manufacturers need to put effort	-	Possible methodology for both industry and academia,
by /	HEP benchmarking suite	Under development	-	New benchmark suite and algorithm library for HEP available in public domain (permissive license)
	Blog on Many-core	Continuous work	-	cern.ch/manycore
シ				





ALFA



# Wrong questions asked?

How do I measure performance?

- Do you know what the metric is?
- How do I increase performance?
- What are your hot-spots?

How do I make my solution scalable?
What is your definition for scaling?

# **Better questions?**



- #pragma ....

CERNopenlab

- Compile with –O3 –fastmath
- Use faster library
- How do I choose proper metric?
- Measure throughput
  - Measure latency
- Measure memory utilization
- How do I create specification of my software?
- Code IS the specification

# CERNopenlab

0

Ø

Vec16f: Vector of 16 single precision floating point values

#### class Vec16f {

protected:

m512 zmm; // Float vector

#### public:

// Default constructor: Vec16f() {

// Constructor to broadcast the same value into all elements: Vec16f(float f) { zmm = mm512 set1 ps(f);

```
// Constructor to build from all elements:
Vec16f(float f0, float f1, float f2, float f3, float f4, float f5, float
      float f8, float f9, float f10, float f11, float f12, float f13, float
    zmm = mm512 set ps(f0, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f1:
```

```
// Constructor to convert from type m512 used in intrinsics:
Vec16f( m512 const & x) {
```

```
zmm = x;
```

# VCL and VCLKNC

SIMD vector abstraction layer

Based on VCL library by Agner Fog (TUD, Copenhagen) www.agner.org

- Classes hiding SSE, AVXx
  - VCLKNC extension for IMCI (KNC)
  - Invaluable learning materials!
  - https://bitbucket.org/veclibknc/vclknc (GPL, proprietary licensing possible)

# VCL: KNC vs XEON



0

0

CERNopenlab

# VCL: KNC vs XEON



### Conclusions:

CERNopenlab

0

Intrinsics are not that complicated (but tricky sometimes)

- KNC core microarchitecture is not that bad
  - Can we get higher frequency?
- Use floats instead of doubles!
- Throughput is promising.

# We need systematic revolution

#### Write simplest code that solves your problem

- > We ALWAYS underestimate complexity!
- Not sure what is proper SPECIFICATION before writing code down
- > Early optimization is overkill

CERNopenlab

## ) Identify "hot spots" and optimize them

Hot spot is not only a function: it can be algorithm or structure

### Repeat 2) until it is REASONABLE!

- Write version 2 and start from the beginning
  - Don't be afraid to do that! You how knowledge you didn't have at stage 1)
  - Some components can and should be re-used

#### UME – Unified Multi/Manycore Environment CERNopenlab 0

### SIMD abstraction layer:

// 256 1	bit integer vectors	s	
typedef	SIMDVec <int8_t,< th=""><th>32&gt;</th><th>SIMDVector32_8i;</th></int8_t,<>	32>	SIMDVector32_8i;
typedef	SIMDVec <uint8_t,< th=""><th>32&gt;</th><th>SIMDVector32_8u;</th></uint8_t,<>	32>	SIMDVector32_8u;
typedef	SIMDVec <int16_t,< th=""><th>16&gt;</th><th>SIMDVector16_16i;</th></int16_t,<>	16>	SIMDVector16_16i;
typedef	<pre>SIMDVec<uint16_t,< pre=""></uint16_t,<></pre>	16>	SIMDVector16_16u;
typedef	SIMDVec <int32_t,< th=""><th>8&gt;</th><th>SIMDVector8_32i;</th></int32_t,<>	8>	SIMDVector8_32i;
typedef	SIMDVec <uint32_t,< th=""><th>8&gt;</th><th>SIMDVector8_32u;</th></uint32_t,<>	8>	SIMDVector8_32u;
typedef	SIMDVec <int64_t,< th=""><th>4&gt;</th><th>SIMDVector4_64i;</th></int64_t,<>	4>	SIMDVector4_64i;
typedef	<pre>SIMDVec<uint64_t,< pre=""></uint64_t,<></pre>	4>	SIMDVector4_64u;
typedef	SIMDVec <float, 8<="" th=""><th>&gt;</th><th>SIMDVector8_32f;</th></float,>	>	SIMDVector8_32f;
typedef	SIMDVec <double, 4<="" th=""><th>&gt;</th><th>SIMDVector4_64f;</th></double,>	>	SIMDVector4_64f;
// 512 1	bit integer vector	s	
typedef	SIMDVec <int8_t,< th=""><th>64&gt;</th><th>SIMDVector64_8i;</th></int8_t,<>	64>	SIMDVector64_8i;
typedef	SIMDVec≺uint8_t,	64>	SIMDVector64_8u;
typedef	SIMDVec <int16_t,< th=""><th>32&gt;</th><th>SIMDVector32_16i;</th></int16_t,<>	32>	SIMDVector32_16i;
typedef	<pre>SIMDVec<uint16_t,< pre=""></uint16_t,<></pre>	32>	SIMDVector32_16u;
typedef	SIMDVec <int32_t,< th=""><th>16&gt;</th><th>SIMDVector16_i32;</th></int32_t,<>	16>	SIMDVector16_i32;
typedef	SIMDVec <uint32_t,< th=""><th>16&gt;</th><th>SIMDVector16_u32;</th></uint32_t,<>	16>	SIMDVector16_u32;
typedef	SIMDVec <int64_t,< th=""><th>8&gt;</th><th>SIMDVector8_i64;</th></int64_t,<>	8>	SIMDVector8_i64;
typedef	<pre>SIMDVec<uint64_t,< pre=""></uint64_t,<></pre>	8>	SIMDVector8_u64;

- VCL, VC, Boost::SIMD
- Library selection at compile time
- Uniform interface chosen after analysis of libraries
  - Vector symetry resolved by emulation
- Possible to "plug-in" other libraries

# UME – Unified Multi/Manycore Environment

#### Next steps:

CERNopenlab

- "Other" abstraction layers
- Integrated benchmarking capabilities
- Microbenchmarking platform characteristics
  - Before or even during application compilation
  - Canonical design of HEP algorithms
    - Ability to select parameters of the algorithm based on the platform specifics
    - Ability to re-use the algorithm for other applications
    - Example algorithms: Hough Transform Kalman Filter,
    - Canonical algorithm FORCES input data structures layout!!!
- Autotuning based on runtime information
  - It's difficult to do "real" autotuning

